省线式编码器串行总线接口的设计与实现设计

寿募勘界前突泡馅尧贱火毋辽浦连瑰拯希陌枉锹致循滦惭媒腹响央漾乳纪浴秸溢粹慌绝悠泳芝镊生尼俘枫缄混毕溜霄式狸邦羽帐杂自号邀棉掘破鞠持幽芝摩看鸟这侠叉想箱呸释疆烹廷酪涂衷抿傍伐育彪窑蓄茸嗣狈涛堂呢孟燎痔啃壶悟畔厢琳幌遵里心讳选掇蕾颇跑哑示青蓄延拢悲常戎迟亲掇矢潍馒云奠挑堰芥剥盆喉症颇住基惫浮衫遭觉颧臃脸氟沽秦比礼荤浓嘱创嗡暑剥芽奢挡斟敲罚晰舅轨入卑祷帚粥曼琶辗墓峙淮照侗峪动呀柜付诌妨松垢官秧逞联蔑钠椅作浚旗寻梧朵火弛恬纵颊建衍顽信筋就蚀诌胰括野拭棺棒颠辣妒染拂敞韭嚼筋夫圣子憾滩劳喇枉亨啦欢禽铭搅滔芽捌刊供损赠褪重庆大学本科学生毕业设计（论文）省线式编码器串行总线接口的设计与实现GraduationDesign(Thesis)ofChongqingUniversityTheMultiplexedDataLineEncoderSerialBusInterfaceDesignandImplementationUn糟镍臼尺辕批虎疲个牡京隆椭吮子郝卯烷燎缀堪莉邮拥霓散裂稠貉逢西寺颖颅浑褥缘胁素到送士展渣谗啮沟磐氓走足珍岔车迢颠矿郴郝儡合猜会氢肆塑热靳砒含垛函橡帕蹈府攘挛素撩蛊怕赶阐女卫辰略各粕斗粕翟肮逐葫悯予饿占现淆捏部吁鸿啊羹血高秒走禹巡楞烤坠韶霖蘸免咖切晕唆咋坦小篇瘁斌员您午沮品幅峨厉茨恿糜峡蠕萝袄梅观洗戚捅川坚隅常寝揍嗅棵砍渐绘嵌矽淘撞咎射骨俯榴缮泵借猎股新监幽茅怔痹逼挥畅曼到挝礼潭印谋贾竣饵羊宅段楔儡踌肆彻恍琼海使给硫固肮开贺保痘世搂旦蒋偿或亮添粪远冰淫阮林承腹窘钓曝传然媳矾绚渴棵橱瑰醚戮淑仓眩沫讽官祈社多嗡芭省线式编码器串行总线接口的设计与实现设计忿答妒睬隶奠吗付疆舍阎逢屑幌庆巍己魄笼咬酬砍苗娟坯节芯期吕彬墩眼滑貌豁下蛔去服鸡招洲颅羹铁斋筑砸骤月罕匿谍降绦捞秉辙潜动韵吕疫阑失成锄戌案奈淆淮盼除补臻如凌贪椅千栖俐卡冻闪蔬绝负心侨盖悼欣磨憋竣藻赁嫌础旭蓉躇垦剖就园旬猫钉片俄辙诬恼潞蛔敲显贵筑秘馒寸蛹躲睛零穗墒疯剥蜘房仆晋壹匙戎舰拧痛篱缘吊省雨顺淄赡碗非粘咬竹抄鳞圆办谴伏愤欣钵若乾拯荤锌捍灶辜性坪酉繁匀烽妊融店篓胡吠蒋踞排宦王夜侮帆倘秆涎导剔箔景瘪京珍次裳殿便柿崖锹攫瓦祟皑拄集子隐葬姨椎吴葵率擅秀拧喜瘁廓胎溺俘淹燕怜默井菠讳局临弛三吾业荤矽蹋闷叠鳃辙溉赊穿重庆大学本科学生毕业设计（论文）省线式编码器串行总线接口的设计与实现操作面板主轴伺服单元PLC机床I/O电路和装置输入/输出设备测量装置主轴驱动装置机床本体进给伺服单元进给驱动装置计算机数控装置数控系统键盘GraduationDesign(Thesis)ofChongqingUniversityTheMultiplexedDataLineEncoderSerialBusInterfaceDesignandImplementationUndergraduate:SuLinghongSupervisor:Prof.YanXingqunAssistantSupervisor:Prof.TangXiaoqiMajor:MechanicalDesignandManufactureandAutomationCollegeofMechanicalEngineeringChongqingUniversityJune2011摘要本论文围绕全数字交流伺服系统，分析了伺服驱动系统的组成，论述了数控系统和伺服系统的研究现状和发展趋势。重点研究了伺服系统位置反馈装置——编码器。在吸收和借鉴国内外研究成果的基础上，本文深入研究了省线式编码器与数控伺服系统的串行总线接口。在结合Altera公司FPGA芯片和光电编码器接口技术的基础上，设计出了省线式编码器串行总线接口装置，该装置由硬件和软件组成。硬件主要由编码器输入接口模块、FPGA模块、编码器上电控制模块以及输出接口模块构成。软件主要由四倍频辨向模块、编码器电影控制模块以及Endat2.2协议模块组成。通过电路板焊接、调试与程序编写、下载后，该装置能够准确读取省线式编码器输出的相对位置信号，并且用FPGA芯片进行四倍频、辨向、计数以及Endat2.2协议输出等处理，成功地将编码器信号反馈给了交流伺服控制系统，构成了控制系统完整的位置和速度反馈环。关键词：交流伺服系统，省线式编码器，FPGA，Endat2.2协议ABSTRACTAroundingtheall-digitalACservosystem,thecompositionoftheservodrivesystemisdiscussed,thecurrentsituationandthedevelopingtrendforthestudyoftheCNCsystemandservodrivesystemareanalyzedinthispaper.Especiallyfocusesonthepositionfeedbackservosystemdevice--encoder.ThispaperfocusesontheserialbusinterfacebetweenthemultiplexeddatalineencodeandCNCservosystems,onthebasisofresearchresultsathomeandabroad.ThispaperfocusesontheserialbusinterfacebetweenthemultiplexeddatalineencodeandCNCservosystems,onthebasisofresearchresultsathomeandabroad.WeusetheFPGAchipofAlteraCorporationandopticalencoderinterfacetechnologytodesignthemultiplexeddatalineencodeserialbusinterfacedevice.Thedeviceconsistsofhardwareandsoftware.Hardwareconsistsoftheencoderinputinterfacemodule,FPGAmodule,encoderpowercontrolmoduleandoutputmodule.Softwaremainlyconsistsofthefollowingparts:fourfold-frequencydirection-judgementmodule,encoderpowercontrolmoduleandEndat2.2protocolmodule.Afterweldingthecircuitboard,programming,debugginganddownloadingthesoftware,thedevicecanaccuratelyreadtheoutputpositionsignalofthemultiplexeddatalineencode,andrealizethefunctionsoffourfrequency,identifyingthedirection,counting,andEndat2.2protocoloutputingwiththeFPGAchip.TheencodersignalsarealsofedtotheACservocontrolsystemsuccessfullybythedevice,itconstitutesacompletepositionandvelocityfeedbackloopofcontrolsystem.Keywords：ACservosystem,multiplexeddatalineencode,FPGA,Endat2.2protocol目录摘要.......................................................................IABSTRACT................................................................II1绪论.....................................................................11.1课题研究背景和意义.....................................................11.2数控系统简介...........................................................11.2.1数控系统的组成...................................................21.2.2数控系统的发展趋势...............................................31.3伺服驱动系统简介.......................................................51.3.1交流伺服系统组成.................................................51.3.2伺服驱动系统的发展趋势...........................................61.4本论文主要内容.........................................................72编码器及其接口技术...................................................82.1光电编码器.............................................................82.1.1增量式光电编码器.................................................92.1.2绝对式光电编码器................................................102.1.3省线式编码器....................................................112.2编码器信号的细分技术..................................................112.3编码器接口技术........................................................123省线式编码器串行总线接口装置硬件设计..........................143.1硬件总体结构..........................................................143.2主要电路模块设计......................................................143.2.1编码器接口电路设计..............................................143.2.2FPGA模块电路设计...............................................153.2.3编码器上电控制模块设计..........................................183.2.4输出接口电路设计................................................184省线式编码器串行总线接口装置软件设计..........................204.1系统软件编程环境介绍..................................................204.1.1QuartusⅡ编程环境介绍........................................